

## ADM823/ADM824/ADM825

### FEATURES

- Precision 2.5 V to 5 V power supply monitor
- 7 reset threshold options: 2.19 V to 4.63 V
- 140 ms (minimum) reset timeout
- Watchdog timer with 1.6 sec timeout (ADM823, ADM824)
- Manual reset input (ADM823, ADM825)
- Push-pull output stages
  - $\overline{\text{RESET}}$  (ADM823)
  - $\overline{\text{RESET}}$ , RESET (ADM824/ADM825)
- Low power consumption (5  $\mu\text{A}$ )
- Guaranteed reset output valid to  $V_{\text{CC}} = 1 \text{ V}$
- Power supply glitch immunity
- Specified over automotive temperature range
- 5-lead SC70 and SOT-23 packages

### APPLICATIONS

- Microprocessor systems
- Computers
- Controllers
- Intelligent instruments
- Portable equipment

### GENERAL DESCRIPTION

The ADM823/ADM824/ADM825 are supervisory circuits which monitor power supply voltage levels and code execution integrity in microprocessor-based systems. In addition to providing power-on reset signals, an on-chip watchdog timer can reset the microprocessor if it fails to strobe within a preset timeout period. A reset signal can also be asserted by an external push-button, through a manual reset input. The three parts feature different combinations of watchdog input, manual reset input, and output stage configuration, as shown in Table 1.




Figure 1.

Each part is available in a choice of seven reset threshold options ranging from 2.19 V to 4.63 V. The reset and watchdog timeout periods are fixed at 140 ms (minimum) and 1.6 sec (typical), respectively.

The ADM823/ADM824/ADM825 are available in 5-lead SC70 and SOT-23 packages and typically consume only 3  $\mu\text{A}$ , making them suitable for use in low power, portable applications.

Table 1. Selection Table

Part No.	Watchdog Timer	Manual Reset	Output Stage	
			$\overline{\text{RESET}}$	RESET
ADM823	Yes	Yes	Push-Pull	–
ADM824	Yes	–	Push-Pull	Push-Pull
ADM825	–	Yes	Push-Pull	Push-Pull

#### Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features .....	1	Reset Output .....	9
Applications.....	1	Manual Reset Input.....	9
Functional Block Diagram .....	1	Watchdog Input .....	9
General Description .....	1	Application Information.....	10
Revision History .....	2	Watchdog Input Current .....	10
Specifications.....	3	Negative-Going $V_{CC}$ Transients .....	10
Absolute Maximum Ratings.....	5	Ensuring Reset Valid to $V_{CC} = 0\text{ V}$ .....	10
ESD Caution.....	5	Watchdog Software Considerations.....	10
Pin Configurations and Function Descriptions .....	6	Outline Dimensions .....	11
Typical Performance Characteristics .....	7	Ordering Guide .....	11
Circuit Description.....	9		

## REVISION HISTORY

### 2/07—Rev. 0 to Rev. A

Updated Format .....	Universal
Changes to Ordering Guide .....	11

### 10/04—Revision 0: Initial Version

## SPECIFICATIONS

$V_{CC} = 4.75\text{ V to }5.5\text{ V}$  for ADM82xL,  $V_{CC} = 4.5\text{ V to }5.5\text{ V}$  for ADM82xM,  $V_{CC} = 3.15\text{ V to }3.6\text{ V}$  for ADM82xT,  
 $V_{CC} = 3\text{ V to }3.6\text{ V}$  for ADM82xS,  $V_{CC} = 2.7\text{ V to }3.6\text{ V}$  for ADM82xR,  $V_{CC} = 2.38\text{ V to }2.75\text{ V}$  for ADM82xZ,  
 $V_{CC} = 2.25\text{ V to }2.75\text{ V}$  for ADM82xY,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

**Table 2.**

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
<b>SUPPLY</b>					
$V_{CC}$ Operating Voltage Range	1		5.5	V	$T_A = 0^\circ\text{C to }+70^\circ\text{C}$
	1.2			V	$T_A = T_{MIN}$ to $T_{MAX}$
Supply Current		10	24	$\mu\text{A}$	WDI and MR unconnected ADM82xL/M
		5	12	$\mu\text{A}$	WDI and MR unconnected ADM82xT/S/R/Z/Y
<b>RESET THRESHOLD VOLTAGE</b>					
ADM82xL	4.56	4.63	4.70	V	$T_A = 25^\circ\text{C}$
	4.50		4.75	V	$T_A = T_{MIN}$ to $T_{MAX}$
ADM82xM	4.31	4.38	4.45	V	$T_A = 25^\circ\text{C}$
	4.25		4.50	V	$T_A = T_{MIN}$ to $T_{MAX}$
ADM82xT	3.04	3.08	3.11	V	$T_A = 25^\circ\text{C}$
	3.00		3.15	V	$T_A = T_{MIN}$ to $T_{MAX}$
ADM82xS	2.89	2.93	2.96	V	$T_A = 25^\circ\text{C}$
	2.85		3.00	V	$T_A = T_{MIN}$ to $T_{MAX}$
ADM82xR	2.59	2.63	2.66	V	$T_A = 25^\circ\text{C}$
	2.55		2.70	V	$T_A = T_{MIN}$ to $T_{MAX}$
ADM82xZ (SC70 only)	2.28	2.32	2.35	V	$T_A = 25^\circ\text{C}$
	2.25		2.38	V	$T_A = T_{MIN}$ to $T_{MAX}$
ADM82xY (SC70 only)	2.16	2.19	2.22	V	$T_A = 25^\circ\text{C}$
	2.13		2.25	V	$T_A = T_{MIN}$ to $T_{MAX}$
RESET THRESHOLD TEMPERATURE COEFFICIENT		40		ppm/ $^\circ\text{C}$	
RESET THRESHOLD HYSTERESIS		10		mV	ADM82xL/M
		5		mV	ADM82xT/S/R/Z/Y
RESET TIMEOUT PERIOD	140	200	280	ms	
$V_{CC}$ TO RESET DELAY		40		$\mu\text{s}$	$V_{TH} - V_{CC} = 100\text{ mV}$
<b>RESET/RESET</b>					
$\overline{\text{RESET}}$ Output Voltage			0.4	V	$V_{CC} = V_{TH}$ min, $I_{SINK} = 3.2\text{ mA}$ , ADM82xL/M
			0.3	V	$V_{CC} = V_{TH}$ min, $I_{SINK} = 1.2\text{ mA}$ , ADM82xT/S/R/Z/Y
			0.3	V	$T_A = 0^\circ\text{C to }70^\circ\text{C}$ , $V_{CC} = 1\text{ V}$ , $V_{CC}$ falling, $I_{SINK} = 50\text{ }\mu\text{A}$
	$V_{CC} - 1.5$			V	$V_{CC} = V_{TH}$ max, $I_{SOURCE} = 120\text{ }\mu\text{A}$ , ADM82xL/M
	$0.8 \times V_{CC}$			V	$V_{CC} = V_{TH}$ max, $I_{SOURCE} = 30\text{ }\mu\text{A}$ , ADM82xT/S/R/Z/Y
RESET Output Voltage			0.4	V	$V_{CC} = V_{TH}$ max, $I_{SINK} = 3.2\text{ mA}$ , ADM824L/M, ADM825L/M
			0.3	V	$V_{CC} = V_{TH}$ max, $I_{SINK} = 1.2\text{ mA}$ , ADM824T/S/R/Z/Y, ADM825T/S/R/Z/Y
	$0.8 \times V_{CC}$			V	$V_{CC} \geq 1.8\text{ V}$ , $I_{SOURCE} = 150\text{ }\mu\text{A}$

# ADM823/ADM824/ADM825

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
WATCHDOG INPUT (ADM823, ADM824)					
Watchdog Timeout Period	1.12	1.6	2.40	sec	$V_{IL} = 0.4 V, V_{IH} = 0.8 \times V_{CC}$
WDI Pulse Width	50			ns	
WDI Input Threshold					$V_{WDI} = V_{CC}, \text{time average}$ $V_{WDI} = 0, \text{time average}$
$V_{IL}$	$0.7 \times V_{CC}$		$0.3 \times V_{CC}$	V	
WDI Input Current	-20	120	160	$\mu A$	
MANUAL RESET INPUT (ADM823, ADM825)					
$\overline{MR}$ Input Threshold			$0.3 \times V_{CC}$	V	
$\overline{MR}$ Input Pulse Width	$0.7 \times V_{CC}$			V	
$\overline{MR}$ Glitch Rejection	1			$\mu s$	
$\overline{MR}$ Pull-Up Resistance		100		ns	
$\overline{MR}$ to Reset Delay	35	52	75	k $\Omega$	
		500		ns	

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 3.**

Parameter	Rating
$V_{CC}$	-0.3 V to +6 V
Output Current (RESET, $\overline{\text{RESET}}$ )	20 mA
All Other Pins	-0.3 V to ( $V_{CC} + 0.3$ V)
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
$\theta_{JA}$ Thermal Impedance	
SC70	146°C/W
SOT-23	270°C/W
Lead Temperature	
Soldering (10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# ADM823/ADM824/ADM825

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. ADM823 Pin Configuration




Figure 3. ADM824 Pin Configuration




Figure 4. ADM825 Pin Configuration

Table 4. Pin Function Descriptions

Pin. No.	Mnemonic	Description
1	$\overline{\text{RESET}}$	Push-Pull, Active Low Reset Output. Asserted whenever $V_{CC}$ is below the reset threshold, $V_{TH}$ .
2	GND	Ground.
3	$\overline{\text{MR}}$ (ADM823)	Manual Reset Input. This is an active low input which, when forced low for at least 1 $\mu\text{s}$ , generates a reset. It features a 52 kV internal pull-up.
4	RESET (ADM824/ADM825) WDI (ADM823/ADM824)	Active High, Push-Pull Reset Output. Watchdog Input. Generates a reset if the voltage on the pin remains low or high for the duration of the watchdog timeout. The timer is cleared if a logic transition occurs on this pin or if a reset is generated.
5	$\overline{\text{MR}}$ (ADM825) $V_{CC}$	Manual Reset Input. Power Supply Voltage Being Monitored.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Supply Current vs. Temperature




Figure 8. Reset Comparator Propagation Delay vs. Temperature (V<sub>CC</sub> Falling)




Figure 6. Supply Current vs. Supply Voltage




Figure 9. Manual Reset to Reset Propagation Delay vs. Temperature (ADM823/ADM825)




Figure 7. Normalized Reset Threshold vs. Temperature




Figure 10. Reset Timeout Period vs. Temperature

# ADM823/ADM824/ADM825




Figure 11. Watchdog Timeout Period vs. Temperature (ADM823/ADM824)




Figure 13. Manual Reset Minimum Pulse Width vs. Temperature (ADM823/ADM825)




Figure 12. Maximum V<sub>CC</sub> Transient Duration vs. Reset Threshold Overdrive




Figure 14. Watchdog Input Minimum Pulse Width vs. Temperature (ADM823/ADM824)



## CIRCUIT DESCRIPTION

The ADM823/ADM824/ADM825 provide microprocessor supply voltage supervision by controlling the microprocessor's reset input. Code-execution errors are avoided during power-up, power-down, and brownout conditions by asserting a reset signal when the supply voltage is below a preset threshold. They are also avoided by allowing supply voltage stabilization with a fixed-timeout reset pulse after the supply voltage rises above the threshold. In addition, problems with microprocessor code execution can be monitored and corrected with a watchdog timer (ADM823/ADM824). By including watchdog strobe instructions in microprocessor code, a watchdog timer can detect if the microprocessor code breaks down or becomes stuck in an infinite loop. If this happens, the watchdog timer asserts a reset pulse that restarts the microprocessor in a known state. If the user detects a problem with the system's operation, a manual reset input is available (ADM823/ADM825) to reset the microprocessor with an external push-button, for example.

### RESET OUTPUT

The ADM823 features an active low, push-pull reset output and the ADM824/ADM825 feature dual active low and active high push-pull reset outputs. For active low and active high outputs, the reset signal is guaranteed to be logic low and logic high, respectively, for  $V_{CC}$  down to 1 V.

The reset output is asserted when  $V_{CC}$  is below the reset threshold ( $V_{TH}$ ), when  $\overline{MR}$  is driven low, or when WDI is not serviced within the watchdog timeout period ( $t_{WD}$ ). Reset remains asserted for the duration of the reset active timeout period ( $t_{RP}$ ) after  $V_{CC}$  rises above the reset threshold, after  $\overline{MR}$  transitions from low-to-high, or after the watchdog timer times out. Figure 15 illustrates the behavior of the reset outputs.




Figure 15. Reset Timing Diagram

### MANUAL RESET INPUT

The ADM823/ADM825 feature a manual reset input ( $\overline{MR}$ ) which, when driven low, asserts the reset output. When  $\overline{MR}$  transitions from low to high, reset remains asserted for the duration of the reset active timeout period before deasserting. The  $\overline{MR}$  input has a 52 kV internal pull-up so that the input is always high when unconnected. An external push-button switch can be connected between  $\overline{MR}$  and ground so that the user can generate a reset. Debounce circuitry for this purpose is integrated on chip. Noise immunity is provided on the  $\overline{MR}$  input and fast, negative-going transients of up to 100 ns (typical) are ignored. A 0.1  $\mu$ F capacitor between  $\overline{MR}$  and ground provides additional noise immunity.

### WATCHDOG INPUT

The ADM823/ADM824 feature a watchdog timer which monitors microprocessor activity. A timer circuit is cleared with every low-to-high or high-to-low logic transition on the watchdog input pin (WDI), which detects pulses as short as 50 ns. If the timer counts through the preset watchdog timeout period ( $t_{WD}$ ), reset is asserted. The microprocessor is required to toggle the WDI pin to avoid being reset. Failure of the microprocessor to toggle WDI within the timeout period, therefore, indicates a code execution error, and the reset pulse generated restarts the microprocessor in a known state.

In addition to logic transitions on WDI, the watchdog timer is also cleared by a reset assertion due to an undervoltage condition on  $V_{CC}$  or by  $\overline{MR}$  being pulled low. When reset is asserted, the watchdog timer is cleared and does not begin counting again until reset deasserts. The watchdog timer can be disabled by leaving WDI floating or by three-stating the WDI driver.




Figure 16. Watchdog Timing Diagram

## APPLICATION INFORMATION

### WATCHDOG INPUT CURRENT

In order to minimize watchdog input current (and minimize overall power consumption), leave WDI low for the majority of the watchdog timeout period. When driven high, WDI can draw as much as 160  $\mu$ A. Pulsing WDI low-high-low at a low duty cycle reduces the effect of the large input current. When WDI is unconnected, a window comparator disconnects the watchdog timer from the reset output circuitry so that reset is not asserted when the watchdog timer times out.

### NEGATIVE-GOING $V_{CC}$ TRANSIENTS

To avoid unnecessary resets caused by fast power supply transients, the ADM823/ADM824/ADM825 are equipped with glitch rejection circuitry. The typical performance characteristic in Figure 12 plots  $V_{CC}$  transient duration vs. the transient magnitude. The curves show combinations of transient magnitude and duration for which a reset is not generated for 4.63 V and 2.93 V reset threshold parts. For example, with the 2.93 V threshold, a transient that goes 100 mV below the threshold and lasts 8  $\mu$ s typically does not cause a reset, but if the transient is any bigger in magnitude or duration, a reset is generated. An optional 0.1  $\mu$ F bypass capacitor mounted close to  $V_{CC}$  provides additional glitch rejection.

### ENSURING RESET VALID TO $V_{CC} = 0$ V

Both active low and active high reset outputs are guaranteed to be valid for  $V_{CC}$  as low as 1 V. However, by using an external resistor with push-pull configured reset outputs, valid outputs for  $V_{CC}$  as low as 0 V are possible. For an active low reset output, a resistor connected between  $\overline{\text{RESET}}$  and ground pulls the output low when it is unable to sink current. For the active high case, a resistor connected between RESET and  $V_{CC}$  pulls the output high when it is unable to source current. A large resistance such as 100 k $\Omega$  should be used so that it does not overload the reset output when  $V_{CC}$  is above 1 V.




Figure 17. Ensuring Reset Valid to  $V_{CC} = 0$  V

04634-017

### WATCHDOG SOFTWARE CONSIDERATIONS

In implementing the microprocessor watchdog strobe code, quickly switching WDI low-high and then high-low (minimizing WDI high time) is desirable for current consumption reasons. However, a more effective way of using the watchdog function can be considered.

A low-high-low WDI pulse within a given subroutine prevents the watchdog timing out. However, if the subroutine becomes stuck in an infinite loop, the watchdog cannot detect this because the subroutine continues to toggle WDI. A more effective coding scheme for detecting this error involves using a slightly longer watchdog timeout. In the program that calls the subroutine, WDI is set high. The subroutine sets WDI low when it is called. If the program executes without error, WDI is toggled high and low with every loop of the program. If the subroutine enters an infinite loop, WDI is kept low, the watchdog times out, and the microprocessor is reset.




Figure 18. Watchdog Flow Diagram

04634-020





Figure 19. Typical Application Circuit


04634-019

# OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-203-AA

Figure 20. 5-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-5)  
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-178-AA

Figure 21. 5-Lead Small Outline Transistor Package [SOT-23] (RJ-5)  
Dimensions shown in millimeters

## ORDERING GUIDE

Model	Reset Threshold (V)	Temperature Range	Quantity	Package Description	Package Option	Branding
ADM823LYKS-R7	4.63	-40°C to +125°C	3k	5-Lead SC70	KS-5	N07
ADM823LYKSZ-R7 <sup>1</sup>	4.63	-40°C to +125°C	3k	5-Lead SC70	KS-5	M4L
ADM823LYRJ-R7	4.63	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	N07
ADM823LYRJZ-R7 <sup>1</sup>	4.63	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	M4L
ADM823MYKS-R7	4.38	-40°C to +125°C	3k	5-Lead SC70	KS-5	N07
ADM823MYKSZ-R7 <sup>1</sup>	4.38	-40°C to +125°C	3k	5-Lead SC70	KS-5	M4L
ADM823MYRJ-R7	4.38	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	N07
ADM823MYRJZ-R7 <sup>1</sup>	4.38	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	M4L
ADM823TYKS-R7	3.08	-40°C to +125°C	3k	5-Lead SC70	KS-5	N07
ADM823TYKSZ-R7 <sup>1</sup>	3.08	-40°C to +125°C	3k	5-Lead SC70	KS-5	M4L
ADM823TYRJ-R7	3.08	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	N07
ADM823TYRJZ-R7 <sup>1</sup>	3.08	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	M4L
ADM823SYKS-R7	2.93	-40°C to +125°C	3k	5-Lead SC70	KS-5	N07
ADM823SYKSZ-R7 <sup>1</sup>	2.93	-40°C to +125°C	3k	5-Lead SC70	KS-5	M4L
ADM823SYRJ-R7	2.93	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	N07

# ADM823/ADM824/ADM825

Model	Reset Threshold (V)	Temperature Range	Quantity	Package Description	Package Option	Branding
ADM823SYRJZ-R7 <sup>1</sup>	2.93	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	M4L
ADM823RYKS-R7	2.63	-40°C to +125°C	3k	5-Lead SC70	KS-5	N07
ADM823RYRJ-R7	2.63	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	N07
ADM823RYRJZ-R7 <sup>1</sup>	2.63	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	M4L
ADM823ZYKS-R7	2.32	-40°C to +125°C	3k	5-Lead SC70	KS-5	N07
ADM823YYKS-R7	2.19	-40°C to +125°C	3k	5-Lead SC70	KS-5	N07
ADM823YYKSZ-R7 <sup>1</sup>	2.19	-40°C to +125°C	3k	5-Lead SC70	KS-5	M4L
ADM824LYKS-REEL7	4.63	-40°C to +125°C	3k	5-Lead SC70	KS-5	N08
ADM824SYKS-REEL	2.93	-40°C to +125°C	3k	5-Lead SC70	KS-5	N08
ADM824SYKS-REEL7	2.93	-40°C to +125°C	3k	5-Lead SC70	KS-5	N08
ADM824SYKSZ-REEL7 <sup>1</sup>	2.93	-40°C to +125°C	3k	5-Lead SC70	KS-5	M8G
ADM824SYRJ-REEL7	2.93	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	N08
ADM825LAKS-REEL	4.63	-40°C to +125°C	3k	5-Lead SC70	KS-5	N09
ADM825LAKS-REEL7	4.63	-40°C to +125°C	3k	5-Lead SC70	KS-5	N09
ADM825LYKS-R7	4.63	-40°C to +125°C	3k	5-Lead SC70	KS-5	N09
ADM825LYRJ-R7	4.63	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	N09
ADM825LYRJZ-R7 <sup>1</sup>	4.63	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	M8H
ADM825MYKS-R7	4.38	-40°C to +125°C	3k	5-Lead SC70	KS-5	N09
ADM825MYRJ-R7	4.38	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	N09
ADM825TYKS-R7	3.08	-40°C to +125°C	3k	5-Lead SC70	KS-5	N09
ADM825TYKSZ-R7 <sup>1</sup>	3.08	-40°C to +125°C	3k	5-Lead SC70	KS-5	M8H
ADM825TYRJ-R7	3.08	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	N09
ADM825TYRJZ-R7 <sup>1</sup>	3.08	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	M8H
ADM825SYKS-R7	2.93	-40°C to +125°C	3k	5-Lead SC70	KS-5	N09
ADM825SYKSZ-R7 <sup>1</sup>	2.93	-40°C to +125°C	3k	5-Lead SC70	KS-5	M8H
ADM825SYRJ-R7	2.93	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	N09
ADM825SYRJZ-R7 <sup>1</sup>	2.93	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	M8H
ADM825RYKS-R7	2.63	-40°C to +125°C	3k	5-Lead SC70	KS-5	N09
ADM825RYRJ-R7	2.63	-40°C to +125°C	3k	5-Lead SOT-23	RJ-5	N09
ADM825ZYKS-R7	2.32	-40°C to +125°C	3k	5-Lead SC70	KS-5	N09
ADM825ZYKSZ-R7 <sup>1</sup>	2.32	-40°C to +125°C	3k	5-Lead SC70	KS-5	M8H
ADM825YYKS-R7	2.19	-40°C to +125°C	3k	5-Lead SC70	KS-5	N09

<sup>1</sup> Z = Pb-free part.